

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
3 April 2003 (03.04.2003)

PCT

(10) International Publication Number
WO 03/027847 A1

(51) International Patent Classification⁷: G06F 01/02, 7/38

(21) International Application Number: PCT/US02/28931

(22) International Filing Date:
11 September 2002 (11.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/961,940 24 September 2001 (24.09.2001) US

(71) Applicant: MOTOROLA, INC., A CORPORATION
OF THE STATE OF DELAWARE [US/US]; 1303 East
Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: STENGEL, Robert, E.; 2301 S.E. 9th Street,
Pompano Beach, FL 33062 (US). CAFARO, Nicholas, G.;
2006 N.W. 48th Avenue, Coconut Creek, FL 33063 (US).

(74) Agents: FULLER, Andrew, S. et al.; 8000 West Blvd.,
Room 1610, Fort Lauderdale, FL 33322 (US).


(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GH, GI,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC,
VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report
— with amended claims

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND APPARATUS FOR DIRECT DIGITAL SYNTHESIS OF FREQUENCY SIGNALS



(57) Abstract: A frequency signal generator (300) generates a desired output signal F_{out} (365) based on the ratio of the frequency a reference clock signal (301) to that of the desired output signal $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio. A counter (320) generates a counter overflow signal based on counting a minimum of N transitions of the reference clock signal. An accumulator (330) accumulates the fractional portion R in response to the counter overflow signal (325), and outputs the accumulated value (335) that is preferably used as address information for selecting one of a number of delay paths (340, 350) for outputting the desired output signal.

WO 03/027847 A1

METHOD AND APPARATUS FOR DIRECT DIGITAL SYNTHESIS OF
FREQUENCY SIGNALS

5 TECHNICAL FIELD

This invention relates in general to synthesizers, and more particularly to time interpolating direct digital synthesis.

10

BACKGROUND

Recently, direct digital synthesizers (DDS) based on time domain interpolation have emerged as an attractive option for frequency generation, particularly for wide bandwidth applications. For portable communication applications, implementations that have a low power consumption specification are particularly valuable. In one known approach, a reference clock signal is used to derive another frequency signal based on a relationship between both signals. An accumulator operating in response to the reference clock signal accumulates a digital value related to the relationship between the desired frequency signal and the reference clock signal until a maximum value is reached and an accumulator overflow occurs. The accumulator overflow is used to trigger the output of the desired frequency signal and the operation of any correction circuitry for perfecting the signal. The correction circuitry may include the use of a sine wave lookup table implemented in a read-only memory (ROM), which stores the sine trigonometric function, or may include the use of tapped delay lines. Attempts have been made to reduce the power consumption and complexity of various portions of this design.

15

20

25

30

However, the requirements for low power consumption have not been adequately satisfied for some applications. Hence, a need exists for alternative designs that improve performance in the above-mentioned aspects, while
5 maintaining or improving functionality.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention, which are believed to be novel, are set forth with particularity in
10 the appended claims. The invention, together with further objects and advantages thereof, may best be understood by reference to the following description, taken in conjunction with the accompanying drawings, in the several figures of which like reference numerals
15 identify like elements, and in which:

FIG. 1 shows a prior art digital synthesizer.

FIG. 2 shows a prior art direct digital synthesizer having a multiplier.

FIG. 3 shows a direct digital synthesizer in
20 accordance with the preferred embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

While the specification concludes with claims defining the features of the invention that are regarded
25 as novel, it is believed that the invention will be better understood from a consideration of the following description in conjunction with the drawing figures, in which like reference numerals are carried forward.

Generally, the present invention provides for a
30 signal generator that directly synthesizes selected frequency signals based on the relationship of a desired frequency output signal to a reference clock signal. The signal generator relies on a clock signal source that

provides a reference clock signal. A counter is coupled to the clock signal source and operates to generate a counter overflow signal based on counting a particular number of cycles of the reference clock signal. An accumulator accumulates a phase adjustment value and outputs the accumulated value in response to the counter overflow signal. The particular number of cycles counted by the counter and the phase adjustment value is preferably based upon a ratio of the frequency of the reference clock signal and the frequency of the desired output signal. In the preferred embodiment, the output of the accumulator is used as address information for selecting one of a number of delay lines, thereby implementing the necessary phase adjustment. The desired output signal is governed by the counter overflow signal and the selected delay line.

FIG. 1 shows a prior art synthesizer 100 which will be discussed for comparison purposes. Synthesizer 100 includes an accumulator 102 which has one input for receiving a signal ("S") 110 representative of the required synthesizer output and an input for receiving a reference clock signal 108. The accumulator 102 also includes an overflow output for providing an overflow signal to a numerical scaling and timing block 104 and to a digital phase converter (DPC) or digital time converter (DTC) block 106. The numerical scaling and timing block 104 takes the content of the accumulator 102 and uses a signal 112 that is S or a function of S to scale it numerically. The numerical scaling and timing block 104 can also deal with signal timing issues. The DPC or DTC block 106 takes the numerical input from the numerical scaling block 104 and then it shifts the phase of the synthesizer's output signal according to that numerical

input received. The DPC or DTC 106 can be constructed in a number of different ways as is well known in the art.

FIG. 2 shows a prior art synthesizer 200 that implements a particular example of a DPC block that
5 incorporates tapped delay lines and delay lock loop (DLL) time interpolation. Here, a multiplier 202 numerically scales the contents of an accumulator 204 to determine which delay line tap to select. Synthesizer 200 includes an accumulator 204 that is a clocked m-bit structure with
10 an "m" wide input bus 208. Accumulator 204 includes a single-bit overflow signal 210 and an m-bit contents bus 212. The input bus 208 receives a frequency select word, which is a representation of the input frequency plus any added modulation that sets the frequency of the output
15 signal provided on output 218. The output signal on output 218 is a single-bit waveform.

A reference clock 220 provides a reference clock signal to the accumulator 204 and to a delay lock loop (DLL), while the multiplier 202 is clocked using the
20 overflow signal 210. A bit selector 206 takes the m-bit wide contents output 212 and provides an s-bit ($s < m$) wide signal 214, which can take the form of a nominal tap value. The bit selector block 206 is necessary to properly truncate the m-bit wide contents 212 of the
25 frequency accumulator 204 to s-bit wide for the multiplier 202. The s-bit wide signal 214 is provided to a tap selection block 216 which includes the DLL having a total of "D" number of taps.

For accumulator input "S" with value less than or
30 equal to 1/2 the capacity, "C", of accumulator 204 the average overflow output rate is equal to the output frequency of the synthesizer f_{out} . That is

$$f_{out} = f_{ref} (S/C).$$

The pulses at the accumulator overflow output 210 are, typically non-uniformly spaced in time. The remaining contents in the accumulator 204 during an overflow cycle can be interpreted as the fraction of a cycle of the output by which the overflow waveform needs to be shifted to produce uniformly spaced pulses. That is,

$$\text{change in } t_i = T_{\text{ref}} (A_i/S)$$

where the change in t_i is the required time shift for the overflow pulse for clock cycle "i", T_{ref} is the average period of the reference clock waveform, and A_i is the contents of the accumulator on the i th cycle. The DLL is used to generate the delayed output pulse. The delay line has a total of "D" taps, and the total delay through the line is set to a whole number of reference clock periods. This delay can be set by the delay lock loop (DLL) in block 216 as shown, or using other delay structures.

A digital-to-phase converter 216 includes the DLL, a multiplexer that receives the s -bit wide contents of the multiplier 202 and a timing block. The digital phase converter 216 provides the synthesizer's output 218. The function of the digital-to-phase converter 216 is to shift the clock pulse applied at its clock input by the time-shift specified at its input port 214. In this context, a full scale value for the s -bit word at the digital-to-phase converter's input 214 is a full cycle phase shift of the reference clock 220. Note that for clock cycles of the reference clock 220 that no accumulator overflow is produced, no output is generated at the digital-to-phase converter output 218.

The accumulators 102, 204 and DPC or DTC modules 106, 216 are clocked by the reference clock signal. The

digital logic and other circuitry that must be constantly active in these components represent a significant source of power consumption. The multiplier 202 used in the synthesizer FIG. 2 is another major consumer of power.

5 The present invention provides for a synthesizer design that allows for significantly lower power consumption specifications.

FIG. 3 is a block diagram of a direct digital frequency synthesizer or signal generator 300 in accordance with the preferred embodiment of the present invention. The synthesizer 300 generates a derived frequency signal (F_{out}) 365 from a reference clock signal (F_{clk}) 301 based on the relationship ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a

10 fractional portion of the ratio.

According to the invention, a counter 320 is coupled to the reference clock signal and operates to count cycles of the reference clock signal 301 and to generate a counter overflow signal 325 after counting a minimum of

20 N cycles, where N is the integer portion of the above-mentioned ratio. A phase accumulator 330 is coupled to the counter 320 and has an input of a step value 303 equal to the fractional portion R of the above-mentioned ratio. The accumulator 330 accumulates the step value R

25 in response to the counter overflow signal, i.e., each time the counter overflow signal is generated. The accumulator 330 generates an accumulator overflow signal 331 when accumulation of the fractional portion R results in an overflow of the accumulator.

30 In accordance with the present invention, the accumulator is further operated to increase the accuracy or resolution of the signal generator. Upon startup or reset, the accumulator is preloaded with an initial value

304 corresponding to a rounding factor. The rounding factor is based on the predetermined resolution of the accumulator. Preferably, for an accumulator in which the "p" most significant bits are used for addressing
5 information, the rounding factor is determined by setting the $(p+1)^{\text{th}}$ bit, the bit one less significant than the p most significant bits used for addressing. For example, in an 8-bit accumulator in which the first 4 bits are used for addressing purposes, the initial value is
10 determined by setting the 5th bit, i.e., the value in binary could be 00001000. The rounding effect is perpetuated throughout the frequency generation process without further action beyond the loading of the initial value. Accordingly, the accuracy of the accumulated
15 fractional portion of the frequency of the reference signal represented by the contents of the accumulator is automatically increased without the use of complex hardware or signal processing.

In the preferred embodiment, the counter 320 uses
20 rising edges of the reference clock signal for counting purposes. However, one skilled in the art would appreciate that other signal transitions could be used to trigger the counting mechanism. Based on this counting technique, the actual number of rising edges of the
25 reference signal that is equivalent to a minimum of N cycles may be N or N+1. This determination may be based on the overflow status of the accumulator 330. Accordingly, a summer 310 is coupled to the counter 320 to provide the proper counter control input to the
30 counter 320. The summer 310 has a first input of N 302 representing the required minimum number of cycles, and a second input coupled to the overflow signal output 331 from the accumulator. Preferably, the accumulator

overflow signal 331 has a value of 0 when there is no accumulator overflow and a value of 1 when an accumulator overflow condition exists. The summer 310 sums both the first and second inputs and generates an output N' 315
5 that forms the count control input of the counter 320.

The output of the accumulator 330 is used to trigger the output of the desired frequency signal F_{out} , including the operation of any correction circuitry for perfecting the signal. In the preferred embodiment, the output of
10 the accumulator is address information used to select one of a number of selectable delays for governing output of the desired frequency signal. The delay corresponds to the accumulated fractional portion of the reference signal, if any, that must be accounted for prior to
15 outputting the desired output signal based on the established relationship between the frequency of the reference signal and the frequency of the desired output signal. Accordingly, the output 335 of the accumulator 330 is coupled to a delay block 370 that includes a
20 tapped delay line 340 and a multiplexer 350. The tapped delay line 340 preferably includes a number of selectable delay lines, each operating to delay a signal by differing amounts of time. The delay block represents multiple delay paths, each being selectable by addressing
25 the multiplexer 350. When a signal is sent through the delay block 370, the path taken by the signal through the delay block and hence the corresponding delay is governed by the addressing of the multiplexer. Thus, the delay block 370 is responsive to the address information
30 outputted from the accumulator 330 to select one of the delay paths to govern output of the desired signal. The number of the delay lines or paths and the number of bits associated with the accumulator are both selected to

effect a particular resolution for the signal generator 300.

The delay block 370 is preferably clocked by an output 326 from the counter, and in effect operates at or
5 near the clock rate of the desired output signal. In the preferred embodiment, when the counter value is zero, a pulse is sent through the delay block, which ultimately forms the basis of the desired output signal F_{out} . Ordinarily, the counter has a value of zero upon reset or
10 immediately following an overflow of the counter. This corresponds with the output of address information 335 outputted from the accumulator 330 that operates to select the appropriate delay path through the delay block for the pulse. In this manner, the delay block is
15 selectively enabled coincidentally with the output of address information from the accumulator and otherwise disabled in conjunction with a primary operating mode. The delay block is coupled to a duty cycle block 360 that conditions the pulse and outputs the desired signal 365.
20 A reset signal line 305 is coupled to the summer 310, the counter 320, the accumulator 330, and the duty cycle block for reset purposes.

The present invention offers significant advantages over the prior art. For example, in a signal generator
25 constructed accordingly, the counter operates at the frequency of the reference clock signal, and the summer, the accumulator, and the delay block all have an operating frequency equal to that of the desired output signal. This construction represents a significant
30 savings in the power consumption requirements of the digital logic circuitry implementing these functions when compared to competing approaches.

While the preferred embodiments of the invention have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and
5 equivalents will occur to those skilled in the art without departing from the spirit and scope of the present invention as defined by the appended claims.

We claim:

1. A signal generator responsive to a reference clock
signal having a frequency F_{clk} to generate a desired
5 signal having a frequency F_{out} , the signal generator
comprising:
a counter coupled to the reference clock signal and
responsive thereto to generate a counter overflow
signal based on counting a particular number of
10 cycles of the reference clock signal, wherein the
particular number of cycles is related to a
relationship between the reference clock signal and
the desired signal; and
an accumulator coupled to the counter and having an
15 input of a step value related to a relationship
between the reference clock signal and the desired
signal, the accumulator being responsive to the
counter overflow signal to output address information
based on an accumulation of the step value for
20 governing output of the desired signal.
2. The signal generator of claim 1, wherein the
frequency of the desired signal F_{out} and the frequency of
the reference clock signal F_{clk} has a ratio $(F_{clk} / F_{out}) =$
25 $N + R$, where the N is an integer portion and R is a
fractional portion of the ratio, and the counter operates
to count a minimum of N cycles of the reference clock
signal before generating the counter overflow signal.

3. The signal generator of claim 2, wherein:
the accumulator has an output of an accumulator
overflow signal;
5 the counter is triggered by rising edges of the
reference clock signal; and
the counter generates the counter overflow signal upon
either of N or N+1 occurrences of rising edges of the
reference clock signal depending on the accumulator
10 overflow signal.

4. The signal generator of claim 3, further comprising
a summer having a first input of N, and a second input
coupled to the accumulator overflow signal, wherein the
15 accumulator overflow signal has a value of 0 or 1
depending on an overflow status of the accumulator, and
the summer provides an output of N or N+1 as a count
control signal to the counter.

20 5. The signal generator of claim 4, wherein the summer
has an operating frequency equal to that of the desired
signal.

6. The signal generator of claim 4, wherein the
25 accumulator has an operating frequency equal to that of
the desired signal.

7. The signal generator of claim 1, further comprising a delay block having a plurality of delays for governing output of the desired signal, wherein the delay block is coupled to the accumulator and is responsive to the address information outputted therefrom to select one of the plurality of delays to govern output of the desired signal.

8. The signal generator of claim 7, wherein the delay block is selectively enabled coincidentally with the output of address information from the accumulator and otherwise disabled in conjunction with a primary operating mode.

9. The signal generator of claim 8, wherein the delay block is selectively enabled based on an output of the counter.

10. The signal generator of claim 1, wherein the accumulator has an input of a rounding factor for initialization purposes prior to the accumulation of the step value.

11. A method for generating a desired signal F_{out} using a reference clock signal F_{clk} , wherein the desired signal F_{out} and the reference clock signal F_{clk} has a relationship ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio, the method comprising the steps of:

generating a counter overflow signal by counting at least N transitions of the reference clock signal;
10 accumulating the fractional portion R in response to the counter overflow signal to obtain an accumulated value; and
outputting, as the desired signal, a signal derived from the reference clock signal based on the counting
15 of at least N transitions of the reference clock signal and adjusted for the fractional portion R using at least a portion of the accumulated value.

12. The method of claim 11, wherein the step of
20 outputting comprises the steps of:
generating a pulse corresponding to the counting of at least N transitions of the reference clock signal;
and
routing the pulse using a delay path selected based on
25 address information derived from at least a portion of the accumulated value.

13. The method of claim 12, further comprising the step of reducing power consumption by disabling the delay path
30 when not needed to process the pulse.

14. The method of claim 11, further comprising the step
of initializing an accumulator with a rounding factor and
utilizing the accumulator so initialized to accumulate
5 the fractional portion R.

15. A method for generating a desired signal having a frequency F_{out} using a reference clock signal having a frequency F_{clk} , wherein the frequency of the desired
- 5 signal F_{out} and the frequency of the reference clock signal F_{clk} has a relationship ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio, the method comprising the steps of:
- operating a counter to count transitions of the
- 10 reference clock signal and to output a counter overflow signal based on a counter control value related to N ;
- operating an accumulator to accumulate the fractional portion R in response to the counter overflow signal
- 15 to obtain an accumulated value; and
- selecting a signal adjustment mechanism using at least a portion of the accumulated value;
- generating an output signal based on a particular state of the counter; and
- 20 processing the output signal using the selected signal adjustment mechanism to obtain the desired signal.

16. The method of claim 15, wherein the step of selecting a signal adjustment mechanism comprises the
- 25 step of enabling one of a plurality of delay paths, and the step of processing the output signal comprises the step of routing the output signal through the enabled delay path.

17. The method of claim 16, further comprising the step
of reducing power consumption by enabling the plurality
of delay paths when needed to process the output signal,
5 and otherwise disabling the plurality of delay paths,
according to a normal operating mode.

18. The method of claim 15, further comprising the step
of initializing the accumulator with a rounding factor.
10

19. The method of claim 15, further comprising the step
of setting the counter control value to N or N+1
depending on an overflow status of the accumulator.

15

20. A method utilizing an accumulator in signal processing, wherein the accumulator has n bits used for accumulation of which p most significant bits are used
5 for output, comprising the steps of:
initializing the accumulator with a rounding factor
value such that the p most significant bits are zero
and at least one other bit is non-zero; and
operating the accumulator to accumulate an input value
10 that adds to the rounding factor value.

AMENDED CLAIMS

[received by the International Bureau on 16 January 2003 (16.01.03);
original claims 1-20 replaced by amended claims 1-16 (6 pages)]

1. A direct digital frequency synthesizer signal generator responsive to a reference clock signal having a frequency F_{clk} to generate a desired signal having a frequency F_{out} , the signal generator comprising:
- a counter coupled to the reference clock signal and responsive thereto to generate a counter overflow signal based on counting a particular number of cycles of the reference clock signal, wherein the particular number of cycles is related to a relationship between the reference clock signal and the desired signal;
- an accumulator coupled to the counter and having an input of a step value related to a relationship between the reference clock signal and the desired signal, the accumulator being responsive to the counter overflow signal to output address information based on an accumulation of the step value for governing output of the desired signal; and
- further comprising a delay block having a plurality of delays for governing output of the desired signal, wherein the delay block is coupled to the accumulator and is responsive to the address information outputted therefrom to select one of the plurality of delays to govern output of the desired signal.

2. The direct digital frequency synthesizer signal generator of claim 1, wherein the frequency of the desired signal F_{out} and the frequency of the reference clock signal F_{clk} has a ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio, and the counter operates to count a minimum of N cycles of the reference clock signal before generating the counter overflow signal.

35

3. The direct digital frequency synthesizer signal generator of claim 2, wherein:

the accumulator has an output of an accumulator overflow signal;

5 the counter is triggered by rising edges of the reference clock signal; and

the counter generates the counter overflow signal upon either of N or N+1 occurrences of rising edges of the reference clock signal depending on the accumulator
10 overflow signal.

4. The direct digital frequency synthesizer signal generator of claim 3, further comprising a summer having a first input of N, and a second input coupled to the
15 accumulator overflow signal, wherein the accumulator overflow signal has a value of 0 or 1 depending on an overflow status of the accumulator, and the summer provides an output of N or N+1 as a count control signal to the counter.

20

5. The direct digital frequency synthesizer signal generator of claim 4, wherein the summer has an operating frequency equal to that of the desired signal.

25 6. The direct digital frequency synthesizer signal generator of claim 4, wherein the accumulator has an operating frequency equal to that of the desired signal.

7. The direct digital frequency synthesizer signal generator of claim 1, wherein the delay block is selectively enabled coincidentally with the output of address information from the accumulator and otherwise disabled in conjunction with a primary operating mode.

8. The direct digital frequency synthesizer signal generator of claim 7, wherein the delay block is selectively enabled based on an output of the counter.

9. The direct digital frequency synthesizer signal generator of claim 1, wherein the accumulator has an input of a rounding factor for initialization purposes prior to the accumulation of the step value.

10. A method for generating, in a direct digital frequency synthesizer, a desired signal F_{out} using a reference clock signal F_{clk} , wherein the desired signal F_{out} and the reference clock signal F_{clk} has a relationship ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio, the method comprising the steps of:

generating a counter overflow signal by counting at least N transitions of the reference clock signal;

accumulating the fractional portion R in response to the counter overflow signal to obtain an accumulated value; and

outputting, as the desired signal, a signal derived from the reference clock signal based on the counting of at least N transitions of the reference clock signal and adjusted for the fractional portion R using at least a portion of the accumulated value, wherein the step of outputting comprises the steps of:

generating a pulse corresponding to the counting of at least N transitions of the reference clock signal; and

routing the pulse using a delay path selected based on address information derived from at least a portion of the accumulated value.

11. The method of claim 10, further comprising the step of reducing power consumption by disabling the delay path when not needed to process the pulse.

12. The method of claim 10, further comprising the step of initializing an accumulator with a rounding factor and utilizing the accumulator so initialized to accumulate the fractional portion R .

13. A method for generating, in a direct digital frequency synthesizer, a desired signal having a frequency F_{out} using a reference clock signal having a frequency F_{clk} , wherein the frequency of the desired signal F_{out} and the frequency of the reference clock signal F_{clk} has a relationship ratio $(F_{clk} / F_{out}) = N + R$, where the N is an integer portion and R is a fractional portion of the ratio, the method comprising the steps of:
- 5 operating a counter to count transitions of the reference clock signal and to output a counter overflow signal based on a counter control value related to N;
 - operating an accumulator to accumulate the fractional portion R in response to the counter overflow signal to
 - 15 obtain an accumulated value; and
 - selecting a signal adjustment mechanism using at least a portion of the accumulated value;
 - generating an output signal based on a particular state of the counter; and
 - 20 processing the output signal using the selected signal adjustment mechanism to obtain the desired signal, wherein the step of selecting a signal adjustment mechanism comprises the step of enabling one of a plurality of delay paths, and the step of processing the
 - 25 output signal comprises the step of routing the output signal through the enabled delay path.
14. The method of claim 13, further comprising the step of reducing power consumption by enabling the
- 30 plurality of delay paths when needed to process the output signal, and otherwise disabling the plurality of delay paths, according to a normal operating mode.
15. The method of claim 13, further comprising the
- 35 step of initializing the accumulator with a rounding factor.

16. The method of claim 13, further comprising the step of setting the counter control value to N or N+1 depending on an overflow status of the accumulator.

5




FIG. 1




FIG. 2

2/2




FIG. 3

300

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/28931

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 01/02, 7/38

US CL : 708/271, 550

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 708/271, 103, 550, 551, 497

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
Please See Continuation Sheet

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X — Y	US 6,128,726 A (LECOMB) 03 October 2000 (03.10.2000), figure 1A.	20 — 10,14 and 18
X — Y	US 4,409,564 A (LO) 11 October 1983 (11.10.1983), figures 1-6	1-9,11-13,15-17 and 19 — 10,14 and 18

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T"

later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X"

document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y"

document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&"

document member of the same patent family

Date of the actual completion of the international search

03 October 2002 (03.10.2002)

Date of mailing of the international search report

12 DEC 2002

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks

Box PCT

Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

Chuong D. Ngo

Telephone No. (703)305-3900

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/28931

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING

This application contains the following inventions or groups of inventions which are not so linked as to form a single general inventive concept under PCT Rule 13.1. In order for all inventions to be examined, the appropriate additional examination fees must be paid.

Group I, claim(s) 1-19, drawn to a direct digital frequency generating apparatus and method.

Group II, claim(s) 20, drawn to an accumulator with rounding function.

The inventions listed as Groups I and II do not relate to a single general inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: the invention of group I is directed a direct digital frequency synthesizer for generating a signal at a predetermined frequency, and invention of group II is directed an accumulator for accumulating data.

Continuation of B. FIELDS SEARCHED Item 3:

EAST

search terms: frequency, synthesizer, generate, counter, accumulator, rounding

